Advanced Chip Design, Practical Examples in Verilog

Designing a complex ASIC/SoC is similar to learning a new language to start with and ultimately creating a masterpiece using experience, imagination, and creativity. Digital design starts with RTL such as Verilog or VHDL, but it is only the beginning. A complete designer needs to have a good understanding of the Verilog language, digital design techniques, system architecture, IO protocols, and hardware-software interaction. Some of it will come from experience, and some will come with concerted effort. Graduating from college and entering into the world of digital system design becomes an overwhelming task, as not all the information is readily available. In this book, we have made an effort to explain the concepts in a simple way with real-world examples in Verilog. The book is intended for digital and system design engineers with emphasis on design and system architecture. The book is broadly divided into two sections - chapters 1 through 10, focusing on the digital design aspects and chapters 11 through 20, focusing on the system aspects of chip design. This book can be used by students taking digital design and chip design courses in college and availing it as a guide in their professional careers. Chapter 3 focuses on the synthesizable Verilog constructs, with examples on reusable design (parameterized design, functions, and generate structure). Chapter 5 describes the basic concepts in digital design - logic gates, truth table, De Morgan's theorem, set-up and hold time, edge detection, and number system. Chapter 6 goes into details of digital design explaining larger building blocks such as LFSR, scrambler/descramblers, error detection and correction, parity, CRC, Gray encoding/decoding, priority encoders, 8b/10b encoding, data converters, and synchronization techniques. Chapter 7 and 8 bring in advanced concepts in chip design and architecture - clocking and reset strategy, methods to increase throughput and reduce latency, flow-control mechanisms, pipeline operation, out-of-order execution, FIFO design, state machine design, arbitration, bus interfaces, linked list structure, and LRU usage and implementation. Chapter 9 and 10 describe how to build and design ASIC/SoC. It talks about chip micro-architecture, portioning, datapath, control logic design, and other aspects of chip design such as clock tree, reset tree, and EEPROM. It also covers good design practices, things to avoid and adopt, and best practices for high-speed design. The second part of the book is devoted to System architecture, design, and IO protocols. Chapter 11 talks about memory, memory hierarchy, cache, interrupt, types of DMA and DMA operation. There is Verilog RTL for a typical DMA controller design that explains the scatter-gather DMA concept. Chapter12 describes hard drive, solid-state drive, DDR operation, and other parts of a system such as BIOS, OS, drivers, and their interaction with hardware. Chapter 13 describes embedded systems and internal buses such as AHB, AXI used in embedded design. It describes the concept of transparent and non-transparent bridging. Chapter 14 and chapter 15 bring in practical aspects of chip development - testing, DFT, scan, ATPG, and detailed flow of the chip development cycle (Synthesis, Static timing, and ECO). Chapter 16 and chapter 17 are on power saving and power management protocols. Chapter 16 has a detailed description of various power savings techniques (frequency variation, clock gating, and power well isolation). Chapter 17 talks about Power Management protocols such as system S states, CPU C states, and device D states. Chapter 18 explains the architecture behind serial-bus technology, PCS, and PMA layer. It describes clocking architecture and advanced concepts such as elasticity FIFO, channel bonding (deskewing), link aggregation, and lane reversal. Chapter 19 and 20 are devoted to serial bus protocols (PCI Express, Serial ATA, USB, Thunderbolt, and Ethernet) and their operation.

Author: Kishore K. Mishra
Publisher: Createspace Independent Publishing Platform
Published: 04/16/2013
Pages: 728
Binding Type: Paperback
Weight: 2.73lbs
Size: 10.00h x 7.00w x 1.45d
ISBN: 9781482593334

About the Author
Kishore Mishra started his career as a design engineer working on Ethernet chip design almost 20 years back at Allied Telesyn, International. Since then, he has worked on chip design and architecture in multinational companies such as Texas Instruments and Intel Corporation. His interest and work has been in the area of chipset development, PCI Express, SATA, DDR, and power management/power savings in chip design. He received his undergraduate degree in Electrical Engineering from NIT, Rourkela, India, and his MSEE from University of Toledo, OHIO. Kishore co-founded IP (Intellectual Property) company, ASIC Architect, Inc. in 2004 where he architected and designed leading PCI Express and SATA controller IPs. As CEO at ASIC Architect, Inc., he led the company with development and deployment of leading edge IPs. ASIC Architect, Inc. was acquired by Gennum Corporation in 2008 where he led productization of PCI Express Switch IP as Director of Engineering, digital IP group. The Switch IP has been used by some of the largest multinational companies and has been in volume production. He has presented papers in conferences on multiple occasions and holds three US patents. He, for the last three years, has focused on writing this book with a goal to keep it simple yet effective and bring it to the budding as well as practicing engineers. Currently he is architecting the DDR line of products at a start-up company in Silicon Valley.


This title is not returnable